

**2008 CMOS ET, August 5, 2008**

**Impact of Variability on  
Voltage Scaling Limitations of  
Nano-Scale CMOS LSIs**

**Kiyoo Itoh  
Hitachi Ltd.**

# Challenge of Nano-Scale CMOS LSIs

Reduce  $V_{DD}$  and thus  $V_{min}$  to sub-1 V.

1. To reduce  $V_{DD}$ , both  $V_{T0}$  &  $\Delta V_T$  must be scaled down with the same factor as that for  $V_{DD}$ .

$V_{T0}$ : Lowest necessary  $V_T$ ,  $\Delta V_T$ :  $V_T$ -variation.

2. However,

- $V_{T0}$  is un-scalable. It must be constant and high to suppress  $i_{SUB}$ ,

- $\Delta V_T$  is un-scalable. It increases with MOS scaling, causing larger speed-variation ( $\Delta\tau$ ).

To offset  $\Delta\tau$ ,  $V_{DD}$  must be increased with MOS scaling, but causing increased Pd.

3. Such un-scalable parameters prevent  $V_{DD}$  and  $V_{min}$  from down-scaling.

# Relationship between $V_{DD}$ and $V_{min}$

Actual  $V_{DD} > V_{min}$ .

$$V_{DD} = V_{min} + V_1(V_T) + V_2(ps) + V_3(\tau).$$

**$V_{min}$  : Min. functional  $V_{DD}$  determined by  $V_{T0}$  and intrinsic  $\Delta V_T$  (random dopant fluctuations),**

**$V_1(V_T)$  : To cope with other extrinsic  $\Delta V_T$ s,**


**$V_2(ps)$  : To cope with power supply droop,**

**$V_3(\tau)$  : To meet speed target.**

- **$V_{min}$  is almost intrinsic.**  
 **$V_1(V_T)$ ,  $V_2(ps)$ , and  $V_3(\tau)$  depend on quality of process and design targets.**
- **$V_{min} \gg V_1(V_T)$ ,  $V_2(ps)$ , and  $V_3(\tau)$  in nano-scale LSIs.**
- **$V_{min}$  must be reduced as much as possible for low- $V_{DD}$  operations.**

# The $V_{min}$ of CMOS LSI's

## CHIP



1. Equal to the highest of the three  $V_{min}$  values;  
 $V_{min}$  (logic block),  
 $V_{min}$  (SRAM block),  
 $V_{min}$  (DRAM block).

- Each  $V_{min}$  depends on  $V_{T0}$  &  $\Delta V_{Tmax}$  of the block.
- $V_{T0}$  determined by subthreshold current spec. Almost constant.
- $\Delta V_{Tmax}$  determined by random  $\Delta V_T$  of MOSFET & circuit count in the block.

2. Assumptions for calculating each  $V_{min}$

$V_{min}$  is determined


- by CMOS inverter for logic block,
- by 6-T SRAM cell for SRAM block,
- by DRAM sense amp for DRAM block, if a twin cell and  $V_{DD}$  DL-precharge are used.

# 2-T DRAM Cell


**Ideal low-voltage cell, if combined with  $V_{DD}$  DL-precharging.**

- The well-balanced structure minimizes noise with competitive cell size despite 2-T cell ( $< 30F^2$ ).
- $V_{DD}$  precharging halves  $V_{min}$  of conv. half- $V_{DD}$  precharging.

**If  $C_S$  is large,  $V_{min}$  (DRAM block) is determined by nMOS SA.**



# Definition of $V_{min}$



$$\tau(V_T) \propto V_{DD} / (V_{DD} - V_T)^{1.2}$$

$$\Delta\tau = \tau(V_{T0} + \Delta V_{Tmax}) / \tau(V_{T0})$$

$$= \left\{ \frac{V_{DD} - V_{T0}}{V_{DD} - V_{T0} - \Delta V_{Tmax}} \right\}^{1.2}$$

$V_{T0}$ : The lowest necessary av.  $V_T$   
for a tolerable leakage.

$\Delta V_{Tmax}$ : Max.  $V_T$  variation of the block.

$$V_{min} = V_{DD} \text{ for a fixed } \Delta\tau$$

$$= V_{T0} + (1 + \alpha) \Delta V_{Tmax}$$

$$\alpha = 1 / (\Delta\tau^{1/1.2} - 1)$$

6.1 ( $\Delta\tau = 1.2$ ),  
3.1 (1.4),  
2.1 (1.6).

# Assumptions

---

$$V_{min} = V_{T0} + (1 + \alpha) \Delta V_{Tmax}$$

**1.  $V_{T0} = 0.3$  V (logic),  $0.4$  V (SRAM),  $0.2$  V (DRAM).**  
The highest  $V_{T0}$  of SRAM is due to many cells and severe spec. of  $i_{RET}$ .

**2.  $\Delta\tau = 1.6 \rightarrow \alpha = 2.1$ .**

**3.  $\Delta V_{Tmax} = m\sigma(V_T)$ .**

- $m$  depends on circuit count and repair for RAMs.  
3 (logic),  $\sim 6$  (SRAM),  $\sim 5.5$  (DRAM) w.o. repair  
3 (logic),  $\sim 3.3$  (SRAM),  $\sim 2.9$  (DRAM) w. repair


•  $\sigma(V_T) = A_{vt} / \sqrt{LW}$ .

$A_{vt}$  depends on material & structure for MOSFETs.

$A_{vt} = 4.2$  mV $\mu$ m for poly-Si gate bulk MOSFET with  
 $V_{T0} = 0.3-0.4$  V,  $t_{ox} = 2.1-2.4$  nm.


# $\sigma(V_T)$ vs. $F$ for Poly-Si MOSFETs

$$\sigma(V_T) = A_{vt} / \sqrt{LW}, \quad A_{vt} = 4.2 \text{ mV}\mu\text{m}$$




# Repair to halve $\Delta V_{Tmax}$ ( $= m\sigma(V_T)$ )

with almost halving  $m$ .




SRAM(b)	32M	64M	128M	256M
DRAM(b)	128M	256M	512M	1G



$F$ (nm)	90	65	45	32
SRAM(b)	32M	64M	128M	256M
DRAM(b)	128M	256M	512M	1G

# $V_{min}$ vs. $F$ for Poly-Si MOSFETs


$$\sigma(V_T) = A_{vt} / \sqrt{LW}, \quad A_{vt} = 4.2 \text{ mV}\mu\text{m}$$




# $V_{min}$ vs. $F$ for Various $A_{vt}$ s

$$\sigma(V_T) = A_{vt} / \sqrt{LW}$$

**poly-Si**  
 $A_{vt} = 4.2$




$A_{vt} = 2.1$



$A_{vt} = 1.5$





$A_{vt} = 1.05$




# State-Of-The-Art 45-nm MOSFETs

$$\sigma(V_T) = A_{vt} / \sqrt{LW} \propto t_{ox}(inv) N_{SUB}^{0.25} / \sqrt{LW}$$

Structure	<b>MG Hi-k Bulk (HP)</b> 	<b>MG DG-FD SOI (LP)</b> 
$A_{vt}$	<b>1.5 (mV<math>\mu</math>m)</b>	<b>1.5 (mV<math>\mu</math>m) expected</b>
$t_{ox}(inv)$	<b>1.4 nm</b>	<b>2.3 nm</b>
EOT	<b>1.0 nm</b>	<b>1.9 nm</b>
$N_{SUB}$ (ratio)	<b>7.2</b>	<b>1</b>
$I_{on}/I_{off}$ (nMOS)	<b>1.36 mA/<math>\mu</math>m@100 nA/<math>\mu</math>m (1 V)</b>	<b>0.55 mA/<math>\mu</math>m@20 pA/<math>\mu</math>m (1.2 V)</b>
Gate dielectric	<b>Hf based</b>	<b>S<sub>i</sub>ON</b>
Others	<b>Strained S<sub>i</sub> channel N<sub>i</sub> salicidation</b>	<b>Thin BOX (10 nm) N<sub>i</sub> salicidation</b>

# Trends in $t_{ox}(inv)$ and $A_{vt}$

$$\sigma(V_T) = A_{vt} / \sqrt{LW} \propto A_{vt} F^{-1} \propto t_{ox}(inv) N_{SUB}^{0.25} / \sqrt{LW}$$



# Pros and Cons of HiK MG MOSFETs

Structure	Bulk	FD-SOI (FinFET)	FD-SOI (D-G)
$\Delta V_T$	large ( $N_{sub}$ )	small	small
SER	large (depl.)	small	small
$i_{pn}$	large $\rightarrow \Delta V_{BB}$	small	small
Comp. for inter-die $\Delta V_T$	possible only if $\Delta V_{BB}$ is small	difficult (no $V_{BB}$ )	easy by $V_{BB}$
Multi- $V_T$	easy	difficult (FD $\rightarrow$ PD)	easy by impla.
Drive current	small	large (height $\uparrow$ )	small

# Future Prospects and Conclusion

---

**Variability** will continue to give voltage scaling limitations of CMOS LSIs, calling for technologies to reduce it.

- Poly-Si bulk prevents CMOS LSIs from sub-1-V operations due to the ever-larger  $\Delta V_T$ . SRAM is problematic most. Thus, in the 32-nm and beyond, **high- $k$  MG and/or FD-SOI** will be needed for sub-1-V LSIs.
- For RAMs and even for logic, **repair** will be vital to reduce  $V_{min}$ .
- DRAM might replace SRAM due to its lower  $V_{min}$  and higher density.