

# Design Challenges for CMOS RF-to-DIGITAL Interfaces for Multi-Service Wireless Communication Systems

Jose Silva-Martinez, \*Bharath Kumar Thandri,  
Cho-Ying Lu and Fabian Silva-Rivas

Analog and Mixed Signal Center  
Texas A&M University


\* PulsewaveRF, Austin, Texas

# Introduction

- Number of wireless standards has increased at a tremendous pace in the past decade
  - Cellphones (GSM, EDGE, CDMA, W-CDMA, UMTS etc), communication networks (802.11 a/b/g, bluetooth, WiMax, UWB etc), satellite services (GPS)
- Next generation receivers require support for multiple standards on same chip
- RF and analog front ends use different technologies – CMOS, BiCMOS, III-IV Compounds (GaAs, InP, etc.) **BUT**
- Strong push for CMOS only system-on-chip solution – 90% digital baseband + 10 % RF/analog
- Most receivers use a variation of the superheterodyne architecture


# What's the problem?

## Noise Bandwidth and Linearity issues




- Geographic location (**Blockers**)
- Bandwidth and number of channels
- Specifications for minimum signal power and SNR

# Ideal software radio transceiver: Why not?



- Software radio concept introduced in 1991 by Joe Mitola
- RF front end + reconfigurable software platform/algorithms in DSP
- Receiver implementation as shown requires  $>130$  dB DR ADC operating at RF: **Not possible in any available technology**

# Software radio receiver: Design Challenges



Is it possible to have a multi-standard solution based on this architecture?

**Bandwidth and linearity required?**

**Dynamic range required?**


**DTV → SNR signal=25 dB; Blockers > 45 dB; Crest factor > 20 dB**

**LNA+VGA+ADC resolution over 90 dB ; IIP2 and IIP3 over 30 dBm!**

**Power required?**


**Can you use tracking filters? (back to the past)**

# Narrow-Band Bandpass Radio Transceiver



- **Minimize analog hardware: BW > 10 MHz to accommodate Video Applications**
- Flicker noise is not an issue
- Best IF frequency? Around 1 GHz (LC networks) or ~ 200 MHz (Active solution)

# Software Defined Radio Receiver



**Design challenges**

- **Multi-standard?**
- **MIMO Solution: Multiple Input Multiple Output Antennas**
- **Off-chip SAW filters are used**


# Literature Survey

Ref	Type	$f_0$ (GHz)	Clock (GHz)	SNR @ BW=1 MHz	Power (mW)	Technology
[1]	4 <sup>th</sup> order CT BP $\Sigma \Delta$	1.3	4.3	62 dB	6200	InP HBT
[2]	4 <sup>th</sup> order CT BP $\Sigma \Delta$	1	4	59 dB	350	0.5 $\mu\text{m}$ SiGe
[3]	4 <sup>th</sup> order CT BP $\Sigma \Delta$	1	4	50 dB	450	0.5 $\mu\text{m}$ SiGe
[4]	2 <sup>nd</sup> order LP- $\Sigma \Delta$ & mixer	0.9	0.1	25 dB	30	<b>0.25 <math>\mu\text{m}</math> CMOS</b>
[5]	4 <sup>th</sup> order CT BP $\Sigma \Delta$	0.8	3.2	55 dB	1800	GaAs
[6]	4 <sup>th</sup> order CT BP $\Sigma \Delta$	0.2	4	78 dB	3500	InP HBT
[7]	4 <sup>th</sup> order CT BP $\Sigma \Delta$	0.2	0.8	61 dB	64	SiGe Bipolar
[8]	4 <sup>th</sup> order CT BP $\Sigma \Delta$	0.18	4	76 dB	3200	GaInAs HBT
[9]	4 <sup>th</sup> order CT/DT BP $\Sigma \Delta$ with mixer	0.1	0.4	47 dB	330	<b>0.35 <math>\mu\text{m}</math> CMOS</b>
[10]	10 <sup>th</sup> order CT BP	0.09	2.5	87 dB	6000	InP HBT
[11]	4 <sup>th</sup> order <del>CT</del> $\Sigma \Delta$ BP $\Sigma \Delta$	0.9	3.8	<b>59 dB</b>	<b>75</b>	0.25 $\mu\text{m}$ SiGe
[12]	4 <sup>th</sup> order CT BP $\Sigma \Delta$	2	40	<b>72 dB</b>	<b>1600</b>	0.13 $\mu\text{m}$ SiGe

# Literature Survey

- High resolution CMOS pipeline ADC's are suitable only for "low" IF A/D conversion, not for RF conversion
- **Best choice of architecture for high resolution RF CMOS A/D conversion is continuous time BP  $\Sigma\Delta$  ADC, but has significant design challenges**
- Reported implementations are predominantly in SiGe BiCMOS and non-silicon technologies like GaAs, InP etc
- Most direct sampling frequencies have power in the watt range – big disadvantage for handsets

# CT BP $\Sigma\Delta$ ADC for Broadband applications



- ✓ High frequency of operation
- ✓ Relaxed specifications for anti-alias filter
- ✓ Modest power consumption
- ✓ Good linearity, but must be improved (open issue)

# Design parameters for BP $\Sigma\Delta$ ADC


$$SNR (dB) = 10 * \log_{10} \left[ \frac{3 (N + 1) * OSR^{N+1}}{2 \pi^N} \right] + 6.02 * (B - 1)$$

$N \rightarrow$  order of filter,  $OSR \rightarrow$  oversampling ratio

$B \rightarrow$  number of bits in comparator

- SNR  $\uparrow$  with higher N
  - Loop stability becomes a problem (for practical implementation  $N < 6$ )
  
- SNR  $\uparrow$  with higher OSR
  - Highest  $F_s$  is determined by comparator and DACs
  
- SNR  $\uparrow$  with multi-bit quantizer and DACs.
  - Design complexity of Multi-bit comparator and multi-bit DAC.
  - B in the range 1-3; hard to handle at RF



# Distortion



- **Linearity of the first filter stage is the most critical one in the ADC**
- **Many linearization schemes (cross-coupling, negative feedback etc) which work well at IF do not necessarily scale at RF**
- **Mobility degradation is a big issue**
- **Non-linearity due to parasitic capacitances becomes a significant factor as device sizes become larger**
- **Transistor output resistance is quite non-linear as well**
- **Source degeneration offers good dynamic range (distortion + input noise) for RF signals among existing linearization schemes**

# Differential Pair: Improved linearity

Noise? Frequency response? HD3?



Zero-pole pair due to parasitics

$$\frac{v_{no}^2}{Hz} = \frac{4kT}{G_{m1}} \left( \gamma + N_r + 2N_r^2 \gamma \frac{g_{m2}}{G_{m1}} \right)$$


$$i_d \cong g_m v_{in} \sqrt{1 - \left( \frac{v_{in}}{2n(V_{GS} - V_T)} \right)^2}$$

$n = 1 + g_m R / 2$  Decreases at HF due to the parasitic capacitors

$$g_m \cong \sqrt{\beta_1 I_B}$$


HD2 = 0 (Ideally)

$$HD3 \cong \frac{1}{32n^2} \left( \frac{v_{in}}{(V_{GS} - V_T)} \right)^2$$




Non-linear transistor output resistance and junction capacitors are the ultimate linearity limitation

# Noise




- Thermal noise of drain current is the dominant source for input referred noise of active devices
- Flicker noise does not significantly affect the ADC performance
- Usually gate noise (due to AC gate current) becomes significant only at high frequencies ( $> 3$  GHz)
- Input referred thermal noise of filter + DAC should be well below the theoretical predicted quantization noise floor

# DAC implementation



- A simple MOS differential pair is a single-bit DAC
- Linearity of DAC also determines overall IM3 of ADC
- Single-bit DAC is inherently linear
- Multi-bit DAC implementations suffer from linearity issues
- DEM techniques to improve DAC linearity work well at IF but they are not very efficient at RF (**open problem**)
- DEM techniques increases excess loop delay and results in lower SNR (**pulse response is affected**)

# Main non-ideality at RF is clock jitter




$$SNR_{NRZ} = 10 \log_{10} \left( \frac{OSR * V_{in}^2 * \text{sinc}^2 \left( \frac{\omega_o T_s}{2} \right)}{4 \left( \frac{\sigma_j}{T_s} \right)^2} \right)$$

$$SNR_{RZ/HRZ} = 10 \log_{10} \left( \frac{OSR * V_{in}^2 * \text{sinc}^2 \left( \frac{\omega_o T_o}{2} \right)}{4 \left( \frac{T_s}{T_o} \right)^2 \left( \frac{\sigma_j}{T_s} \right)^2} \right)$$

➤  $SNR_{NRZ} \approx (6 - 12) \text{ dB} + SNR_{RZ/HRZ}$


## Other non-idealities

- Excess loop delay
- Quantizer metastability
  - Quantizer-DAC delay ( $z^{-1}$ )
- Unequal DAC pulse rise/fall time
  - Use fully differential RZ DAC (Current Steering)
  - Overall performance – use NRZ DAC
- Adjust for optimal loop performance to get best SNR
  - (PVT variations ~ 20%)
- Automatic tuning loop for best possible noise transfer function:




function: **Global Tuning Strategy**

# LC Filter Architecture



- ✓ NRZ DAC – improved jitter performance
- ✓ Control of open loop transfer function coefficients
- ✓  $Z^{-1}$  delay


# Design Example: Chip microphotograph




Area = 1.08 mm<sup>2</sup> IBM 0.25  $\mu$ m SiGe BiCMOS

Bharath Kumar Thandri and Jose Silva-Martinez, "A 63 dB SNR, 75 mW bandpass RF  $\Sigma\Delta$  ADC at 950 MHz using 3.8 GHz clock in 0.25  $\mu$ m SiGe BiCMOS technology," February 2007, *IEEE Journal of Solid-State Circuits*.

# Measured output spectrum of ADC




# Broadband BP-ADC with a digital based background calibration scheme



**Target (in progress):** A fully calibrated BW=10 MHz 13-Bit resolution (in a bandwidth of 1 MHz) 200 MHz ADC

# SNR (after calibration) = 80 dB for 1MHz



- **Frequency tuning using an Adaptive LMS algorithm**
- **Scheme based on a two-tone test signal**
- **Digital based**

# Conclusion

- ADC → main component for software radio architectures
- RF ADC architecture uses CT filters with only NRZ DAC's  
=> effects of clock jitter ↓
  - Reduced power (passive inductors)
  - Less noise (passive inductors)
  - Passive Inductors → RF frequencies → **Clock Jitter + Loop Delay issues**
- Currently demonstrated SNR>60 dB in a 1 MHz bandwidth with decent power consumption.
  - **Not in pure CMOS yet!**
- System level background calibration scheme to obtain maximum SNR is still a pending issue.
- Significant design challenges for CMOS direct RF ADC's

# References

- [1] T.S. Kaplan, J.F. Jensen, C.H. Fields and M.C.F. Chang, "A 1.3 GHz IF digitizer using a 4th order continuous time bandpass  $\Delta\Sigma$  modulator", *Proc. IEEE Custom Integrated Circuits Conf.*, pp. 127-130, Sep. 2003.
- [2] W.Gao, J.A. Cherry and W.M. Snelgrove, "A 4 GHz fourth-order SiGe HBT band pass  $\Delta\Sigma$  modulator", *Proc. IEEE Symposium on VLSI circuits*, pp.174-175, Jun 1998.
- [3] J.A. Cherry, W.M. Snelgrove and W. Gao, "On the design of a fourth order continuous time LC  $\Delta\Sigma$  modulator for UHF A/D conversion," *IEEE Trans on Circuits and Systems - II*, vol. 47, pp. 518-530, June. 2000.
- [4] S. Chandrasekaran and W.C. Black Jr, "Sub-sampling sigma-delta modulator for baseband processing", *Proc. IEEE Custom Integrated Circuits Conf.*, pp.195-198, May 2002.
- [5] A. Jayaraman, P. Asbeck, K. Nary, S. Beccue and K. C. Wang, "Bandpass delta-sigma modulator with 800 MHz center frequency", *Proc. IEEE Gallium Arsenide Integrated Circuit (GaAs IC) Symposium*, pp.95-98, Oct 1997.
- [6] A.E. Cosand, J.F. Jensen, H.C. Choe, and C.H. Fields, "IF-Sampling Fourth-Order Bandpass Delta Sigma Modulator for Digital Receiver Applications", *IEEE Journal of Solid-State Circuits*, vol. 39, pp.1633-1639, Oct 2004.
- [7] R. Maurino and P. Mole, "A 200-MHz IF 11-bit fourth-order bandpass  $\Delta\Sigma$  ADC in SiGe", *IEEE Journal of Solid-State Circuits*, vol. 35, pp.959-967, Jul 2000.
- [8] G. Raghavan, J. F. Jensen, J. Laskowski, M. Kardos, M. G. Case, M. Sokolich, and S. Thomas, "Architecture, design, and test of continuous-time tunable intermediate-frequency bandpass delta-sigma modulators", *IEEE Journal of Solid-State Circuits*, vol. 36, pp.5-13, Jan 2001.
- [9] H. Tao and J. M. Khoury, "A 400-Ms/s frequency translating bandpass sigma-delta modulator," *IEEE Journal of Solid-State Circuits*, vol. 34, pp. 1741 - 1752, Dec. 1999.
- [10] M. Inerfield, W. Skones, S. Nelson, D. Ching, P. Cheng and C. Wong, "High dynamic range InP HBT delta-sigma analog-to-digital converters", *IEEE Journal of Solid-State Circuits*, vol. 38, pp.1524-1532, Sep 2003.

## References (cont)

- [11] B.K. Thandri and J. Silva-Martinez, "A 63 dB 75 mW bandpass  $\Sigma\Delta$  RF ADC at 950 MHz using 3.8 GHz clock in 0.25  $\mu\text{m}$  SiGe BiCMOS technology", *IEEE Journal of Solid-State Circuits*, vol. 42,no 2, pp.269-279, Feb 2007.
- [12] T. Chalvatzis, E. Gagnon, M. Repeta and S.P. Voinigescu, "A low noise 40 Gs/s continuous time bandpass  $\Sigma\Delta$  ADC centered at 2 GHz for direct sampling receivers", vol. 42,no 5, pp.1065-1075, May 2007.