



---

# **Variability in Deeply Scaled CMOS and What Can Circuit Designers do About It**

**Borivoje Nikolić, Liang-Teck Pang**  
**Department of Electrical Engineering  
and Computer Sciences**  
**University of California, Berkeley**  
**[bora@eecs.berkeley.edu](mailto:bora@eecs.berkeley.edu)**

13 July 2007



# Outline

---




- ▶ **What kind of variability matters?**
- ▶ **Test structures for measuring variability in logic**
- ▶ **Analysis of variability measurements in 90nm CMOS**
- ▶ **What to do about variability?**

# Temporal vs. Spatial Variability

---

- ▶ **Nature of process variability**
  - ▶ Within-die (WID), Die-to-die (D2D), Wafer-to-wafer (W2W)
  - ▶ Systematic vs. random
- ▶ **Spatial variability/correlation**
  - ▶ Device parameters (CD,  $t_{ox}$ , ...)
  - ▶ Supply voltage, temperature
- ▶ **Temporal variability/correlation**
  - ▶ Within-node scaling, Electromigration, Hot-electron effect, NBTI, self-heating, temperature, SOI history effect, supply voltage, crosstalk [Bernstein, IBM J. R&D, July/Sept 2006]

# Systematic and Random Device Variations

Parameter	Random	Systematic
Channel Dopant Concentration $N_{ch}$	Affects $\Delta V_{th}$ [1] 	Non-uniformity in the process of dopant implantation, dosage, diffusion
Gate Oxide Thickness $T_{ox}$	Si/SiO <sub>2</sub> & SiO <sub>2</sub> /Poly-Si interface roughness [2] 	Non uniformity in the process of oxide growth  <b>Largest</b> [4]
Gate Length $L$	Line edge roughness (LER) [3] 	Lithography: Proximity effects, RET, OPC, PSM Resist development, etching, etc

Systematic, lithography-induced variation dominates


[1] D. Frank et al, *VLSI Symposium*, Jun. 1999 .

[2] A. Asenov et al, *IEEE Trans on Electron Devices*, Jan. 2002.

[3] P. Oldiges et al, *SISPAD 2000*, Sept. 2000.

[4] M. Orshansky et al, *IEEE Trans on CAD*, May 2002.



# Chip Yield Depends on Inter-Path Correlation



- Yield =  $\Pr(\text{max delay of } K \text{ paths} < \text{clock period})$
- $K = 1$  gives highest yield

**Correlated paths reduce impact of variation**


# Chip Yield Depends on Inter-Gate Correlation



- Yield = Pr (sum of  $n$  delays < clock period)
- $\rho = 0$  gives highest yield through increased averaging

**Non-correlated gates in a path reduce impact of variation**

# Impact of Variation on Performance Gain




**Variations diminish scaling benefits**

$$3 \cdot \sigma_{LWID+D2D} = 20\% \cdot L$$

$$\sigma_{LWID}^2 = 50\% \cdot \sigma_{LWID+D2D}^2$$


# Step-and-Scan Lithography




# Lithography: Proximity Effects

- ▶ Gate CD is a function of its neighborhood

Isolated  
line




Dense  
lines




- ▶ Test structures:


- ▶ Poly line resistance




- ▶ I-V characteristics of individual devices



- ▶ Logic structures (ring oscillators)



# Lithography: Density Effects




- **Denser features: More accurate line width and less variation.**
- **Dense lines are wider than isolated lines.**

**Measurement structure: Poly lines with varying density**

# Lithography: Optics


- **Defocus**
- **Lens aberrations:**
  - Spherical aberrations
  - Astigmatism
  - Coma



- **Spherical aberrations - affect the reticle-level features**
  - Stepper dependent
- **Coma affects individual features**
  - Chip-location dependent

# Lens Aberrations – Coma Effect

- Coma effect: optical aberration due to lens imperfection.
- Causes mirrored structures to display non equivalent properties
- Systematic shift between the 2 layouts





-  prints differently from 

Measurement structure: Non-symmetric poly lines

# Step-and-Scan Lithography



- **Slit direction:**
  - Lens aberration in the slit
  - CD's more correlated
- **Scan direction:**
  - Dosage, scan speed and other fluctuations
  - CD's less correlated



Measurement structure: Poly lines with varying orientation

# Lithography: Flare


- Light scattering and reflections
- More stray light under dark features in the mask
  - Local flare depends on the density of chrome in the mask



Measurement structure: Uniform poly lines; varying spatial density


# RO Arrays: 90nm CMOS Test-Chip

- Layout effects: Density, symmetry, gate stacking, metal coverage



12 layout configurations


# RO Arrays: 90nm CMOS Test-Chip



**90nm CMOS test-chip die photo**


L.T.Pang, VLSI'06

# RO Arrays: Leakage Current ( $I_{LEAK}$ )



- ▶ **NMOS subthreshold leakage**


# RO Arrays: Frequency(F)



Panganiban, M.Eng Thesis, MIT 2002.  
Gonzalez-Valentin, M.Eng. Thesis, MIT 2002.


- RO enable and mux output select signals
- On-chip frequency divider

# Results: Poly Density - Single Gates




- Max  $\Delta F$  between layouts  $\sim 10\%$
- Within-die  $3\sigma/\mu \sim 3\%$ , weak dependency on density ( $<1\%$ )

# Results: Poly Density- Stacked Gates





- ▶ Weaker effects, max  $\Delta F$  between layouts  $\sim 3\%$
- ▶ Within-die  $3\sigma/\mu \sim 3\%$ , no dependency on stacking

# Results: Poly Density - Leakage Current




- Single gates: low poly density  $\rightarrow$  faster and leakier
- Denser layout  $\rightarrow$  smaller variation ( $\sigma/\mu$ )

# Coma Effect – Lens Aberrations



- Measurable coma effect (~1%)

# Results: Wafer Map




- ▶ Variation of mean F:  $3\sigma/\mu$  die-to-die  $\sim 15\%$
- ▶ Radial pattern: faster and leakier at wafer center


# Results: Spatial Correlation

Dotted lines = 99% confidence bounds

horizontal  $\rho$




vertical  $\rho$



- $3\sigma/\mu$  within-die variation  $\sim 4\%$
- $\rho$  depends on gate orientation and direction of spacing
- ROs with rotated gates have lower variation


# Results: Step and Scan Lithography



- Slit direction more correlated

# Results: D2D Correlation

Scatter Plot for Mean of 36 chips



➤ Strong die-to-die correlation

# Conclusions: What to Do?

Layout Extraction

- Consider proximity effects

Circuit Layout

- L2L > 10%. Regular layouts

Circuit Macros

- D2D > 15%. On-chip compensation circuits

Circuit Simulation

- Incorporate systematic vs. random; correlation

Floor Planning

- WID < 4%. Exploit spatial correlation in different directions



# Acknowledgments

---

- **Funding: FCRP C2S2**
- **STMicroelectronics donated chip fabrication**